Transcend JM467Q643A-5 Datenblatt

Stöbern Sie online oder laden Sie Datenblatt nach Speichermodule Transcend JM467Q643A-5 herunter. Transcend Memory JetRam 512MB SODIMM DDR2 Benutzerhandbuch

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 11
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 0
J
J
J
M
M
M
4
4
4
6
6
6
7
7
7
Q
Q
Q
6
6
6
4
4
4
3
3
3
A
A
A
-
-
-
5
5
5
200PIN DDR2 533 SO-DIMM
512MB With 64Mx8 CL4
Transcend Information Inc.
1
Description
Placement
The JM467Q643A-5 is a 64M x 64bits DDR2-533
SO-DIMM. The JM467Q643A-5 consists of 8pcs
64Mx8its DDR2 SDRAMs in 60 ball FBGA packages and
a 2048 bits serial EEPROM on a 200-pin printed circuit
board. The JM467Q643A-5 is a Dual In-Line Memory
Module and is intended for mounting into 200-pin edge
connector sockets.
AB
D
E
C
F
G
H
I
J
K
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible
on both edges of DQS. Range of operation frequencies,
programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
Features
RoHS compliant products.
JEDEC standard 1.8V ± 0.1V Power supply
PCB: 09-2300
VDDQ=1.8V ± 0.1V
Max clock Freq: 267MHZ; 533Mb/s/Pin.
Posted CAS
Programmable CAS Latency: 3,4,5
Programmable Additive Latency :0, 1,2,3 and 4
Write Latency (WL) = Read Latency (RL)-1
Burst Length: 4,8(Interleave/nibble sequential)
Programmable sequential / Interleave Burst Mode
Bi-directional Differential Data-Strobe (Single-ended
data-strobe is an optional feature)
Off-Chip Driver (OCD) Impedance Adjustment
MRS cycle with address key programs.
On Die Termination
Serial presence detect with EEPROM
Seitenansicht 0
1 2 3 4 5 6 ... 10 11

Inhaltsverzeichnis

Seite 1

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 1Description Placement The JM467Q643A-5 i

Seite 2

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 10SERIAL PRESENCE DETECT SPECIFICATION Ser

Seite 3

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 1137 Internal write to read command delay(

Seite 4

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 2Dimensions Side Millimeters Inches A 6

Seite 5

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 3Pinouts: Pin No Pin Name Pin No Pin Name

Seite 6

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 4Block Diagram BA0~BA2Note:1.DQ,DM,DQS &am

Seite 7 - Unit Note

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 5Absolute Maximum DC Ratings Parameter Sy

Seite 8

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 6IDD Specification parameters Definition (

Seite 9

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 7 Input AC Logic Level Parameter Symbol M

Seite 10 - Transcend Information Inc

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 8Timing Parameters & Specifications (T

Seite 11

JJJMMM444666777QQQ666444333AAA---555 200PIN DDR2 533 SO-DIMM512MB With 64Mx8 CL4 Transcend Information Inc. 9/CAS to /CAS command delay tCCD 2 tCK W

Kommentare zu diesen Handbüchern

Keine Kommentare